Skip to the content

onlineexamguide

  • Home
  • Courses
  • Engineering Study Materials
    • Electrical Engineering
    • Mechanical Engineering
    • Automobile Engineering
    • Civil Engineering
    • Computer Science Engineering
    • Chemical Engineering
  • Online Exam
    • Aptitude Tricks
    • Computer Knowledge
    • Logical Reasoning Tricks
    • Networking
  • Ghatna Chakra
  • Register
    • Instructor Registration
    • Student Registration
  • User Login
  • Home
  • Courses
  • Engineering Study Materials
    • Electrical Engineering
    • Mechanical Engineering
    • Automobile Engineering
    • Civil Engineering
    • Computer Science Engineering
    • Chemical Engineering
  • Online Exam
    • Aptitude Tricks
    • Computer Knowledge
    • Logical Reasoning Tricks
    • Networking
  • Ghatna Chakra
  • Register
    • Instructor Registration
    • Student Registration
  • User Login

VLSI Programmable Logic Devices

VLSI Full form

Table of Contents

  • what is VLSI –
  • VLSI Programmable Logic Devices
  • Gate Array Design:

VLSI Programmable Logic Devices, VLSI Full form ( full form of vlsi )- Very large scale integration

what is VLSI –

Very large-scale integration (VLSI) is the process of integrating or embedding hundreds of thousands of transistors on a single silicon semiconductor microchip. VLSI technology was conceived in the late 1970s when advanced level computer processor microchips were under development.

The VLSI is a successor to large-scale integration (LSI), medium-scale integration (MSI) and small-scale integration (SSI) technologies.

VLSI Programmable Logic Devices

·        Advantage of PLDs – can be programmed to incorporate a complex logic function within a single IC but at MSI or LSI level.

·        But for larger & more complex functions – VLSI is appropriate; it can contain thousands to millions of gates within a single IC chip.

  Three ways of designing VLSI circuits:

1.        Full Custom Design

2.        Standard Cell Design

3.        Gate Array Design

Full Custom Design:

Entire design of the chip, down to the smallest detail of the layout is performed
  1.    Very expensive
  2.    Suitable only for dense, fast ICs in bulk quantities
  3.    Standard  Cell  Design:  Large  part  of  the  design  is  performed  ahead  of  time,  used  in previous designs. Pre-designed parts are connected to form IC design. Like hierarchical design procedure.
  4.  Intermediate cost
  5.  Lower density & lower performance than full custom

Gate Array Design:

Pattern of gates fabricated in Silicon that is repeated thousands of times, so that the entire chip contains identical gates. It requires that the design specify how the gates are interconnected. Many steps of fabrication process are common and independent of final logic function. These steps are economical as they can be used for a number of different designs. Additional fabrication steps are required to interconnect the  gates in order to customize the gate array to the particular design.

 New approaches of VLSI yield high capacity PLDs called Complex Programmable Logic Devices (CPLDs) or Field Programmable Gate Arrays (FPGAs). These have the following

            properties:

1.        Substantial amounts of uncommitted combinational logic

2.        Pre-implemented flip-flops

3.        Programmable interconnections between the combinational logic, flip-flops, and the chip input/outputs

 Aside from these properties, VLSI PLDs differ significantly from vendor to vendor. Some are following:

      Altera MAX 7000 CPLDs based on EEPROM. It has: 

  1.            16 identical logic array blocks, all of whose outputs fed into the programmable interconnect array that also receives inputs from the I/O control blocks. These I/O blocks control the input and output of the circuit.
  2.            Each logic block contains 16 cells, each with a flip-flop in addition to basic PLD-like combinational logic structure.
  3.          Some of the AND gates in the cell are used for flip-flop control, such as Preset, Clear, Clock, etc.
  4.            Flip-flop itself can be programmed to act as a D, T, JK, or SR flip-flop. Xilinx XC4000 FPGA is implemented in an array of programmable blocks of logic called Configurable Logic Blocks (CLBs).
  5.            Input to and output from the array is handled by Input/Output Blocks (IOBs) along the edges of the array.
  6.           IOBs & CLBs are interconnected by a variety of programmable interconnection structures called switch matrices.

Write a comment Cancel reply

You must be logged in to post a comment.

*
  • प्रवासन के लिए अंतर्राष्ट्रीय संगठन की पहली महिला महानिदेशक एमी पोप (Amy Pope) किस देश से हैं?

  • उत्तर – अमेरिका

  • किस केंद्रीय मंत्रालय ने ‘मेरी LiFE, मेरा स्वच्छ शहर’ अभियान शुरू किया?

  • उत्तर – आवास और शहरी मामलों के मंत्रालय

  • किस देश में अत्यधिक रोगजनक एवियन इन्फ्लुएंजा (Highly Pathogenic Avian Influenza – HPAI) की पुष्टि हुई है?

  • उत्तर – ब्राजील

  • किस संस्था ने ‘राष्ट्रीय ऊर्जा प्रबंधन केंद्र’ (National Energy Management Centre) की स्थापना की है?

  • उत्तर – REMC लिमिटेड

  • किस संस्था ने ‘World Tourism Barometer’ रिपोर्ट जारी की?

  • उत्तर – UNWTO

  • ‘साइबर सुरक्षित भारत’ किस संस्था/केंद्रीय मंत्रालय की पहल है?

  • उत्तर – इलेक्ट्रॉनिक्स और आईटी मंत्रालय

  • हाल ही में ख़बरों में रहा ‘प्रोजेक्ट-स्मार्ट’ किस केंद्रीय मंत्रालय से संबंधित है?

  • उत्तर – शहरी मामले मंत्रालय-रेलवे मंत्रालय

  • किस राज्य/केन्द्र शासित प्रदेश ने ‘जगन्नानकु चेबुदम कार्यक्रम’ (Jaganannaku Chebudam Programme) का शुभारंभ किया?

  • उत्तर – आंध्र प्रदेश

  • किस देश द्वारा प्रथम चीन-मध्य एशिया शिखर सम्मेलन (China-Central Asia Summit) की मेजबानी की जाएगी?

  • उत्तर – चीन

  • किस संस्था ने ‘Race to Net Zero’ शीर्षक से एक रिपोर्ट जारी की?

  • उत्तर – UN ESCAP

Recent Posts

  • CONSTRUCTION OF Cables & Selection
  • Ferranti Effect in transmission line
  • Insulator
  • String Efficiency
  • Corona Effect in Overhead Transmission Line
  • Types of Conductor
  • Proximity Effect
  • Skin Effect
  • What is GMD and GMR in Transmission Lines
  • Synchronous Reluctance Motor
  • Pass by Value and Pass by Reference in Java
  • JAVA Methods
  • BLDC Motor
  • OOPS Concepts in Java
  • Command line argument in JAVA

onlineexamguide

onlineexamguide.com is the ultimate guide that will keep you updated about almost every Exam & Interviews . We aim to provide our readers with an informative details that have been occurring in Examination . Here at onlineexamguide.com , we focus on delivering our readers with the latest exam Pattern Mock test

We Provide Free online test to practice for Competitive exams , Online Exam, Entrance and Interview. Learn and Practice online test for Free and Prepare for your exam online with us

Quick links

  • About us
  • Privacy Policy
  • Instructor Registration
  • Student Registration
  • Java Programming
  • C programming
  • C++ programming
  • Aptitude Tricks

Follow us

Free Online Mock Test

  • UPTET PRIMARY Online Test Series
  • Super TET Mock Test in Hindi 2023
  • CTET Mock Test 2022 Paper 1
  • SSC CHSL Online Mock Test
  • SSC MTS Mock Test 2023
  • SSC CGL Mock Test
  • SSC GD Mock Test
  • ccc online test

Search

Learn and Earn

Register as Instructor - Create and sell online courses and coaching services with the best online platform onlineexamguide.com . Build a course, build a brand, earn money

Contact us

For any queries

Email us on - admin@onlineexamguide.com

We will response fast as much as we can
Copyright © 2023 onlineexamguide.com - All Rights Reserved.
error: Content is protected !!

Insert/edit link

Enter the destination URL

Or link to existing content

    No search term specified. Showing recent items. Search or use up and down arrow keys to select an item.